Study and Implementation of a Pvt Insensitive Cmos Oscillator
نویسندگان
چکیده
Today virtually every consumer electronics device contains one or more integrated circuits (ICs) that require clock signal generation. This signal must present a certain level of frequency stability even in non-nominal conditions. Ideally, the clock generator block should exhibit a reasonably low frequency deviation when subject to process, voltage, and temperature (PVT) variations, such as changes in temperature caused by device heating, low power supply ripple rejection ratio (PSRR), or process parameter fluctuations during the fabrication process. Typically, clock references are based on crystal oscillators which rely on piezoelectric materials to generate precise frequencies. However, with ever decreasing semiconductor process nodes and a growing trend in system integration, the use of external components like crystal references increases size and cost. The use of simple oscillator topologies so that they can be fully integrated on-chip is possible, but does not provide any compensation in regards to PVT changes. As such, to realize a more reliable oscillator, a compensation scheme must be integrated so that the oscillation frequency can be stabilized. The main objective of this work is the CMOS circuit implementation of a PVT insensitive oscillator suitable for full on-chip integration. A study on the key design considerations for realization of PVT insensitive oscillators is also presented. The covered topics include an overview on the performance of several oscillator topologies implemented in different process nodes, as well as an analysis of selected compensation circuits. An alternative methodology for the tuning of the compensation circuits is proposed, comprising an automatic optimization algorithm. A novel process compensation circuit is also presented, focusing on the concept of orthogonal PVT compensation. Finally, a complete implementation of a fully integrated PVT compensated oscillator in a deep-submicron process node is presented. It uses a novel open-loop temperature and process compensation circuit and comprises a current starved ring oscillator, as well as an on-chip voltage reference.
منابع مشابه
A 1.41–1.72 GHz sigma-delta fractional-N frequency synthesizer with a PVT insensitive VCO and a new prescaler
A 1.41–1.72 GHz fractional-N phase-locked loop (PLL) frequency synthesizer with a PVT insensitive voltage-controlled oscillator (VCO) is presented. In this PLL, a VCO with process, voltage, and temperature (PVT) insensitive bias circuit, and a divided-by-7/8 prescaler with improved multi-phase frequency divider are adopted. A novel multi-stage noise shaping (MASH) sigma-delta modulator (SDM) is...
متن کاملReview: PVT Variation and Power Consumption in Frequency Synthesizer
In this paper; we have reviewed different type of frequency calibration and tuning design, independent from PVT variation. Almost every frequency synthesizer faces these natural process, voltage, and temperature (PVT) variation in modern application design. Generating an accurate frequency reference is desirable, and as it often require, minimum time to achieve optimal tuning frequency and less...
متن کاملIncorporating Effects of Process, Voltage, and Temperature Variation in BTI Model for Circuit Design
Bias Temperature Instability (BTI) is a major reliability issue in Nano-scale CMOS circuits. BTI effect results in the threshold voltage increase of MOS devices over time. Given the Process, Voltage, and Temperature (PVT) dependence of BTI effect, and the significant amount of PVT variations in Nano-scale CMOS, we propose a method of combining the effects of PVT variations and the BTI effect fo...
متن کاملDesign of Injection-Locked Frequency Divider in 65 nm CMOS Technology for mm-W applications
In this paper, an Injection Locking Frequency Divider (ILFD) in 65 nm RF CMOS Technology for applications in millimeter-wave (mm-W) band is presented. The proposed circuit achieves 12.69% of locking range without any tuning mechanism and it can cover the entire mm-W band in presence of Process, Voltage and Temperature (PVT) variations by changing the Injection Locking Oscillator (ILO) voltage c...
متن کاملDesign Technique of Phase-Locked Loop Frequency Synthesizer in CMOS Technology: A Review
This paper deals with different approaches to design Phase Locked Loop (PLL) frequency synthesizer. PLL system responds to both frequency and phase of the input signals, automatically raising or lowering the frequency of controlled oscillator until it is matched to the reference in both frequency and phase. The performance of PLL frequency synthesizer is improved by using different Voltage cont...
متن کامل